Gate current cancellation using replica PMOS and digital feedback for temperature coefficient reduction in ultra-low power voltage references
Main Author: | |
---|---|
Other Authors: | |
Format: | Thesis |
Language: | English |
Subjects: | |
Online Access: | Abstract |
Main Author: | |
---|---|
Other Authors: | |
Format: | Thesis |
Language: | English |
Subjects: | |
Online Access: | Abstract |